Xilinx ISE Design Tool Flow

register

Course Description

ISE Design Tool Flow provides the overall context and framework for the development cycle of FPGAs. For those uninitiated to FPGA design, this course will arm you with the proper planning techniques, strategy, and FPGA tool flow to get up and designing an FPGA design now.

The flow will take you from behavioral specification to tuning specifications for the FPGA, synthesis, verification, and onto implementation and download. Throughout the design cycle, the various tools within the Project Navigator tool are introduced.

Level
- Fundamental

Duration
- 1 day

Who Must Attend
Digital designers new to FPGA design who need to learn the FPGA design cycle and the major aspects of the ISE® design tools

Prerequisites

  • Basic knowledge of the VHDL or Verilog language


Why this training pays huge dividends
After completing this training, you will be able to:

  • Outline a complete project planning processCreate a new Project Navigator project in the ISE softwareList the design flows available in the ISE softwareAccess and modify Xilinx Synthesis Technology (XST) synthesis options
    Assign pin locations using the I/O Planner
    Enter global clock constraints using the Xilinx Constraints Editor
  • Simulate a design using the ISim Simulator

Software Tools
Xilinx ISE

Course Outline

Day 1

  • Course Agenda
  • Project Planning
  • Projects in the Project Navigator
  • Lab 1: Projects in the Project Navigator
  • HDL Synthesis and XST
  • Lab 2: XST Synthesis Options
  • Constraints and the I/O Planner
  • Lab 3 : I/O Pin Planning
  • ISim Simulator
  • Lab 4: ISim Simulator
  • Additional Features
  • Summary

Lab Descriptions

    • Lab 1: Projects in the Project Navigator – Gain comprehensive hands-on experience with the HDL flow in the ISE software. Create a new project, add source files, synthesize a design, and use the error navigation feature to fix your HDL code.
    • Lab 2: Synthesis Options – Modify XST synthesis properties, read synthesis reports to compare the synthesis results with the implemented results, and use the schematic viewer to evaluate the design.
    • Lab 3: I/O Pin Planning – Review demo board documentation to determine the finished pinout and use the PlanAhead™ tool to assign pin location constraints and set other pin attributes.
    • Lab 4: ISim Simulator – Use the project navigator to view an HDL testbench, use the ISim Simulator to run simulation view output waveforms, add signals, and change their viewed format.